Quantity | Price |
|
---|---|---|
1 | 24995.00 | 24995.00 |
Quantity | Price | Price Tax |
---|---|---|
1 | 24995.00 | 24995.00 |
1 | 10 | 100 | 1000 | 2500 | Updated | ||||
---|---|---|---|---|---|---|---|---|---|
* | DK-10 | 0 | CNY | ||||||
* | DK-100G-5SGXEA7NES | 0 | 0.0000 | 0.0000 | 0.0000 | 0.0000 | |||
* | DK-100G-5SGXEA7N | 0 | 0.0000 | 0.0000 | 0.0000 | 0.0000 | |||
* | DK-105T-1 | 0 | USD | ||||||
* | DK-10111 | 3 | USD | 115.70000 | |||||
* | DK-10101 | 0 | USD | 115.70000 | |||||
* | DK-10110 | 0 | USD | 115.70000 | |||||
* | DK-10100 | 0 | USD | ||||||
* | DK-100G-5SGXEA7N | 0 | USD | 24995.13000 | |||||
* | DK-100G-5SGXEA7NES | 0 | USD | 24995.13000 | |||||
* | DK-10100 | 1 | USD | ||||||
* | DK-105T-1 | 1 | USD | ||||||
* | DK-100G-5SGXEA7N | 1 | USD | ||||||
* | DK-100G-5SGXEA7NES | 1 | USD | ||||||
* | DK-10100 | 1 | USD | ||||||
* | DK-10110 | 6 | USD | 95.264000 | 89.871698 | 84.784621 | |||
* | DK-10111 | 6 | USD | 98.648000 | 93.064151 | 87.796369 | |||
* | DK-10101 | 1 | USD | ||||||
* | DK-10125 | 15 | USD | 99.740000 | 94.094340 | 88.768245 | |||
* | DK-100G-5SGXEA7N | Please Inquiry | USD | ||||||
* | DK-100G-5SGXEA7NES | Please Inquiry | USD | ||||||
* | DK-10125 | 5 | USD | 82.986000 | 78.288679 | 73.857245 | 65.732685 | ||
* | DK-10100 | Please Inquiry | USD | ||||||
* | DK-10111 | 7 | USD | ||||||
* | DK-10101 | 12551 | USD | ||||||
* | DK-10110 | 5 | USD |
Intel SoC FPGAs integrate an ARM-based hard processor system (HPS) consisting of processors, peripherals, and memory interfaces with the FPGA fabric using a high-bandwidth interconnect backbone. They combine the performance and power savings of hard intellectual property (IP) with the flexibility of programmable logic. These user-customizable Arm-based SoC FPGAs are ideal for reducing system power, cost, and board size by integrating discrete processors and digital signal processing (DSP) functions into a single FPGA. They differentiate the end product with custom hardware and software and add support for virtually any interface standard or protocol in the FPGA.